Cisco Off Campus Drive 2026: Cisco Off Campus 2026 hiring fresher for ASIC Engineer – (New Grad) Role for B.E / B.Tech / M.E / M.Tech graduates and 2027 batch graduates are eligible. The detailed company eligibility and application details are given below.
About Cisco :
Cisco enables people to make powerful connections–whether in business, education, philanthropy, or creativity. Cisco hardware, software, and service offerings are used to create the Internet solutions that make networks possible–providing easy access to information anywhere, at any time.
Job Description :
Our creative and talented Physical Design team in Bangalore, India. As a member of this team, you will be involved in creating next generation state-of-the-art networking chips in advanced process node. You will drive the backend process through the entire RTL2GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization.
Job Title : ASIC Engineer – (New Grad)
Job Type : Full Time
Location : Bangalore
Experience : Fresher
Role and Responsibility :
- Join our physical design team leading-edge multimillion gate ASICs with state-of-the-art sub 5/3/2 nm technologies. If you enjoy solving complex technical challenges and want to build the silicon that powers Cisco’s global networking products, this is the right role for you.
Education and Skills :
- Eligibility: The requirement is for 2027 graduates only.
- Project Management: Ability to manage multiple tasks and work toward long-term goals.
- Engineering Fundamentals: Solid understanding of engineering fundamentals, digital design fundamentals, and technical problem-solving skills.
- Collaboration: Experience in establishing and sustaining strong relationships with the extended team.
- Communication: Excellent communication skills (verbal and written).
- PD Knowledge: As a Physical Design Engineer, you need a strong grasp of digital design, CMOS technology, VLSI principles, timing, and power fundamentals. Comfortable navigating the complete RTL to GDSII flow, spanning logic synthesis and floorplanning through placement, clock tree synthesis, routing, static timing analysis, and physical verification signoff. It is also crucial to understand key metrics like setup and hold timing, clock skew, congestion, IR drop, electromigration, DRC, LVS, PVT corners, and SDC constraints. Finally, having solid scripting skills is essential for automating workflows and streamlining the entire design process.
How To Apply Cisco Off Campus Drive 2026??
All interested and eligible candidates can apply before expire in the following link.
Apply Link : Click Here
Instant Job Updates and Alerts :
Join our Official WhatsApp Group : Click Here
Join our Official Telegram Channel : Click Here
Join our Official Instagram : Click Here